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The presence of large densities of electrically active defects is still an unsolved issue for future high-mobility/high-k CMOS device 
technologies. This relates to degraded device performance and reliability.Regrettably, conventional admittance-based characterization 
techniques often fail when applied to non-Si based devices. Among others, enhanced generation of minority carriers and much longer 
defect time constants make their results inaccurate. Rather than of seeking to adapt commonly-used techniques, we instead aim 
at direct measuring the semiconductor surface potential by means of the Saturation surface PhotoVoltage (SPV) technique. This 
approach allows for a DIT estimation which is not limited by the trap response time or hindered by minority carrier generation. 
Moreover, the DIT can be estimated over the whole bandgap regardless of sample doping type.We here report several case studies in 
support of the proposed approach. We will also show that SPV can be applied for the characterization of multi-layered Ge and III-V 
devices incorporating high-k insulators. 
 
Integration of high-mobility semiconductors, likeGe or III-V compounds, 
as channel material in combination with high-k gate insulators 
in future nodes of Complementary Metal-Oxide-Semiconductor 
(CMOS) technology is increasingly advocated as a feasible solution to 
the well-known limitations of silicon. However, the presence of high 
densities of electrically active defects acting as charge traps largely 
hampers these efforts,1–3 leading to degraded performance and poor 
reliability. Obviously, an accurate and reliable assessment of the interface 
trap density (NIT) and energy distribution of their levels (DIT) is 
critically needed for the development and evolution of novel channel 
architectures. 
Yet, trap spectroscopy is still based on various combinations of 
capacitance-voltage (CV) and admittance measurements developed 
for Si/SiO2 interface analysis nearly half a century ago.4 Over the past 
decade it has become increasingly clear that this approach is by far insufficient 
to provide reliable information about interface traps in high 
mobility semiconductor/high permittivity insulator channel stacks.5 
Several problems emerge with the determination of trap density 
and the energy distribution of trap levels in the semiconductor 
bandgap. 
First, in the case of semiconductors with bandgap smaller than 
silicon (Eg(Si) = 1.12 eV at 300 K), the minority carrier response is 
observed at high probing signal frequencies, hampering isolation of 
the capacitance or admittance signals associated with interface traps. 
Furthermore, since significant trap densities are present close to the 
semiconductor bandgap edges, it appears difficult to reach the highfrequency 
regime in the capacitance measurements, which makes it 
problematic to determine the flatband voltage (VFB). 
Second, in addition to the fast interface traps, there is a significant 
contribution to NIT of defects in the near-interface oxide layer, which 
have large time constants (> 10 ms)2,3,6,7 and cannot be assessed by 
using conventional ac admittance measurements. At the same time, 
application of the quasi-static CV technique is generally complicated 
by a low level leakage current across the thin high-k insulating layer. 
Also, application of high-temperature capacitance- and conductancevoltage 
(CV/GV) measurements may degrade the interface by subjecting 
samples to the bias-temperature stress.Finally, determination 
of the semiconductor surface potential (band bending) appears to be 
a problem by itself, for neither high-frequency nor quasi-static CV 
measurements can reliably be performed. 
 
Several authors have proposed adjustedMOSadmittance models to 
account for some of the issues mentioned above.8,9 Nevertheless, unambiguous 
interpretation of the admittance response of high-mobility 
semiconductor/high-k insulator interfaces is still under debate, with 
feasible solutions requiring full processing of a gate-controlled diode5 
or a MOS transistor. 
In this paper we will show that the problem of determining the 
interface trap energy distribution still can be solved in a MOS capacitor 
by using the saturation surface photovoltage (SPV) technique. 
This method has first been proposed in the early 70’s10–12 to directly 
measure the semiconductor surface potential ψS at any given gate bias 
VG as the saturation photovoltage (SPV) value that corresponds to the 
variation of the band bending caused by high-intensity sample illumination. 
Then, the density distribution of interface charge trapping 
centers DIT can be inferred with little additional computation from the 
difference between the measured ψS(VG) relationship and the ideal 
curve corresponding to the defect-free interface case. Additionally, 
the zero crossing of such ψS(VG) curve will always correspond to 
the flatband voltage and can be found without performing additional 
measurements. 
We intend to demonstrate the effectiveness of the SPV technique 
by reporting a series of case studies: a (100)Si/SiO2 reference; 
a Ge/GeO2/Sc2O3/HfO2 entity, a sample provided with a Ge 
virtual substrate (VS; thickness > 1μm) grown on a Si carrier wafer 
and with an high-k oxide stack (GeOX – Al2 
O3 – HfO2); a Si/Ge 
VS/GeSn0.029/HfO2 structure; a lattice matched InP/In0.53Ga0.47As 
sample with a bi-layered GdAlO3-HfO2 insulator. 
Comparison between the experimental results and the computed 
ideal ψS(VG) curve shows that the gate voltage induced surface potential 
variations can be accurately monitored in all studied samples.We 
will show that SPV is able to accurately extract the DIT distributions 
over the full bandgap, regardless of the doping type of the sample 
under investigation. 
 
Saturation Surface PhotoVoltage Technique 
The principle of the SPV technique lies in the illumination-induced 
change in the semiconductor surface potential band bending: When 
the surface of a semiconductor is illuminated by a light pulse, electronhole 
pairs are generated, resulting in redistribution of charge carriers 
near the surface causing reduction of the semiconductor band bending. 
This reduction defines the photovoltage (PV) value. If the light 
intensity is high enough to flatten the bands, the PV signal reaches 
the saturation value, which corresponds exactly to the initial surface 
potential value. Thus, by measuring the saturation PV, one may 
directly determine the semiconductor band bending for any given DC 
bias applied to the MOS capacitor. Noteworthy is that in saturation the 
flatband state is insensitive to the presence or occupancy of interface 
traps.13 
Experimentally, the setup employs a Xe flash lamp producing high 
intensity light pulses (2 J max energy per ≈ 100 μs long pulse) combined 
with low-pass filter optics λ > 360 nm to avoid electron-hole 
pair generation in the insulator oxide layer, which would otherwise 
cause charge trapping in this layer upon illumination. 
The PV was sensed externally on a load resistor RL in series 
connection with the sample under investigation. The load resistor 
value was adjusted (RL = 40 k_ – 5.6 M_) according to the sample 
capacitance so that the resulting RCACC time constant (CACC is the 
capacitance of the sample biased in accumulation) is always greater 
than the light pulse width. This long time constant prevents charge loss 
during measurement, so that thewhole PVsignalwill appear onRL 
10,11 
Prior to each measurement, the PV is measured on the sample 
biased in accumulation or depletion as a function of the light intensity. 
Saturation of this value indicates that the light absorbed by the sample 
is sufficient to flatten the bands, and the recorded PV transient maxima 
correspond to the initial semiconductor band bending in darkness. 
As a final remark, a time lapse of 3 seconds between consecutive 
light pulses was chosen in order to guarantee relaxation of the sample 
to the equilibrium state in darkness and avoid over-heating. Thus, we 
were able to detect traps with characteristic time constant ≤ 3 s. The 
accuracy on the final surface potential value extractedwas estimated to 
be about 0.05 V. It is worth mentioning that, in different experimental 
implementations, one might want to trade off the sensitivity to traps 
with such large response time with a faster measurement. On this 
regard, a possible experimental configuration could make use of a laser 
shutter operated by a lock-in amplifier such as proposed in Ref. 14. 
Once the relationship between the band bending and the gate voltage 
is established, the defect contribution is calculated accordingly to 
Terman’s model.15 By sweeping the DC gate voltage slowly enough 
(quasi-static measurement), the surface potential measured through 
SPV will correspond to the re-charging of interface traps, the density 
of which is then calculated as: 
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where COX is the capacitance of the insulating stack, dψS 
dVG 
is the slope 
of the band bending-gate voltage relationship as probed by the SPV 
measurements, and CS(ψS) is the semiconductor surface capacitance, 
computed assuming a uniform doping in-depth. 
This methodology of interface trap density determination was 
tested on several MOS structures. For comparison, conventional 
CV/GV measurements were carried out as well using an HP4284A 
LCR meter. 
 
Sample Preparation 
Reference MOS capacitors were fabricated on a (100) p-type Si 
wafer by dry oxidation. The final oxide thickness was measured by 
spectroscopic ellipsometry to be 31 ± 1 nm. Devices were then completed 
by thermoresistive evaporation of semi-transparent Au electrodes 
of 0.5 mm2 area on top of the oxide layer. The Si/SiO2 interface 
defects were analyzed both on pristine samples and after subjectionto 
a defect passivation anneal at 400◦C for 30 minutes in molecular 
hydrogen (1 atm).16 
The second case study involves a Ge substrate passivated by Sc2O3 
and GeO2 layers, with a HfO2 film as oxide insulators on top. Starting 
from an HF 2%dip for 30 seconds of the Ge wafer, 0.5 nm Sc2O3 layer 
was grown by the atomic layer deposition (ALD) process at 300◦C. 
Subsequent O2 plasma oxidation, performed through the Sc2O3 layer, 
resulted in the formation of a GeO2 interlayer (plasma conditions: 
400 W, 5 sec, 300◦C). The process was concluded with the growth of 
10 nm HfO2 by the ALD process at 300◦C using HfCl4 and H2O as 
precursors. More details on the fabrication of the Sc2O3 layers can be 
found elsewhere.17 
The samples of the third type are manufactured on a Ge VS (thickness 
≥ 1μm) epitaxially grown on a Si carrier wafer on top of a 
strain-relief buffer. After a HF 2% clean for 30 s, an Al2O3 layer of 
≈ 1 nm thick was deposited by ALD at 300◦C (10 cycles). Subsequently, 
O2 plasma oxidation (800 W for 10 s at room temperature) 
was performed through the alumina layer in order to form a Ge oxide 
interlayer. Finally, an HfO2 insulating cap was deposited on top by 
ALD at 300◦C using HfCl4 and water as precursors. The final thicknesses 
of the insulating layers were estimated by XPS to be about 1 
nm for GeOx, 0.6 nm for Al2O3 and 2.3 nm for HfO2. 
The fourth sample has also been prepared on a Ge VS epitaxially 
grown on a Si carrier wafer: on this, a lattice-matched, fully strained, 
GeSn layer was subsequently grown by Reduced Pressure Chemical 
Vapor Deposition (RPCVD) using SnCl4 and Si2H6 as precursors. The 
final Sn concentration was estimated at [Sn] = 2.9 ± 0.5% and the 
thickness, as estimated by RBS,was 51 nm. AfterHF:HCl-last surface 
cleaning, a 10nm thick HfO2 layer was deposited by ALD using 
tetrakismetylamino hafium and ozone at 300◦C. More details on the 
fabrication process of these samples can be found in the literature.18–20 
The last sample analyzed was fabricated on a (100)InP substrate 
with a lattice matched In0.53Ga0.47As layer on top. The insulator processing 
started with ALD deposition of a 2 nm 50% GaAlO3 layer 
at 250◦C, followed by the deposition of 2 nm HfO2 at 300◦C. All 
capacitors were completed by evaporation of semitransparent (13 nm 
thick) Au electrodes on top of the oxide. 
 
Results 
(100)Si/SiO2.— First, we report on a case study of a Si/SiO2 MOS 
structure to assess the validity, sensitivity, and accuracy of the SPV 
methodology by directly comparing the trap energy distributions derived 
from the SPV, to those inferred from conventional CV/GV measurements. 
As mentioned earlier, the measurements were conducted 
on Si/SiO2 samples both without and with hydrogen passivation.16 
Fig. 1a shows the PV transients measured for varying bias conditions 
on the (100)Si/SiO2 structures after passivation treatment in 
molecular hydrogen. In Fig. 1b the corresponding surface potential 
is plotted versus gate bias (open symbols), together with the surface 
potential curve as measured with a step size of _VG = 0.01 V (black 
curve) and the theoretical curve computed according to Ref. 4 (blue 
curve). 
The experimental ψS(VG) curves on the H-passivated sample exhibit 
good agreement with the theoretical one except for the deep 
depletion region (VG > 1V) where the low-level leakage current prevents 
the formation of the inversion layer, as also indicated by the CV 
curves presented in Fig. 1c. Nevertheless, SPV is still able to read the 
surface potential in this region and, importantly, no impact is expected 
on the trap density estimation, for the slope of the curve measured in 
depletion is, within accuracy, unaffected (see below). 
Figure 1b also shows the SPV curve measured on the Si/SiO2 samples 
after the defect passivation heat-treatment in molecular hydrogen 
(red curve). The different slope of the curves measured in the depletion 
gate bias range prior and after the passivation anneal reflects the 
contribution of unpassivated defects (Si dangling bond defects). 
Finally, the DIT vs EIT (where EIT is the interface trap energy 
relative to the valence band maximum (VBM)) energy distributions 
calculated using Eq. (1) are reported in Fig. 1d together with the 
ones extracted using the conventional AC-conductance method (bold 
curves and open symbols, respectively).Overall, the results showgood 
agreement and are consistent with the defect densities reported in the 
literature:22 DITs extracted from the pristine sample (red symbols in 
Fig. 1d) are in the order of 1012 cm−2 eV−1, clearly displaying the 
two characteristic peaks at EIT = 0.25 and 0.85 eV corresponding to 
the (+/0) and (0/−) transitions of the Pb0 centers at the (100)Si/SiO2 
interface. By contrast, the densities extracted on the passivated sample 
(black symbols) are in the low 1011 cm−2 eV−1 range. 
 
 
 
Figure 1. (a) Plot of voltage signals vs. time measured, at several gate biases 
(indicated numbers), on the p-type (100)Si/SiO2 reference sample after passivation 
annealing in molecular hydrogen. The signal acquisition is set to be 
triggered by the falling phase of the electrical pulse generated to command 
the light source. Open symbols indicate the extracted surface potential values. 
(b) Surface potential versus gate bias (open square symbols correspond to the 
signals of Fig. 1a) as measured on the sample prior and after defects passivation 
in H2 (red and black curve, respectively) and the theoretical curve as 
computed according to Ref. 4 by using the CVC software21 (blue curve). (c) 
CV curves as measured in the frequency range 1 kHz – 1 MHz on the sample 
after passivation anneal. (d) DIT(EIT) distributions as evaluated by SPV and 
AC-conductance technique (bold curves and open symbols, respectively) on 
the sample prior- (red curve and symbols) and after passivation anneal in H2 
(black curve and symbols). 
 
 
 
It is worth noting that, unlike the ac conductance method, the 
SPV technique is able to characterize the interface defect energy 
distributions across the entire bandgap on a sample of one doping 
type. 
Ge/GeO2/Sc2O3/HfO2.— As mentioned in the introduction, enhanced 
minority carrier response in devices fabricated using semiconductors 
with a bandgap narrower than that of Si overlaps with 
the admittance signals coming from interface traps. Also, several authors 
have reported on a considerable contribution to defect densities 
present in devices fabricated with a high-mobility semiconductor and 
a high-k insulator that are characterized by a large time constant.2,3,6,7 
Both phenomena pose fundamental threats to the characterization of 
such systems by means of conventional room-temperature ac admittance 
measurements. To gain further insight on these limitations we 
present a first case study on a Ge/GeO2/Sc2O3/HfO2 sample. 
 
 
 
 
Figure 2. (a) 100 Hz and 100 kHz CV curves measured at room temperature 
on the Ge/GeO2/Sc2O3/HfO2 sample. (b) Surface potential versus gate bias 
as measured by SPV (square symbols) and as computed by the CVC software 
(blue curve)21 by substituting characteristic parameters of Ge taken from Ref. 
23 (c) DIT(EIT) energy distributions estimated by the ac conductance method 
(open symbols) and by means of the SPV technique (black curve). 
 
 
Figure 2a shows the normalized CV curves measured on such sample 
at 100 Hz and 100 kHz (open and solid symbols, respectively). 
Here, it can be seen how the low frequency CV curve rises with advancing 
depletion, indicating enhanced generation of minority carriers 
(cf. page 105 of Ref. 4). Furthermore, the observed large hysteresis 
affecting these curves indicates the presence of a large density of slow 
traps. Figure 2b shows the surface potential versus gate bias relationship 
as measured (black open symbols) by the SPV technique and as 
computed according to Ref. 4 (blue curve). 
A first noteworthy consideration concerns the flatband voltage 
VFB. As evident from Fig. 2a, the large hysteresis affecting the CV 
curves impedes accurate estimation of the VFB. By contrast, the zero crossing 
of the SPV curve can be reliably found, giving VFB ≈ 0.25 
± 0.05 V. The DIT distributions extracted through the ac conductance 
and SPV methods are compared in Fig. 2c (open and solid symbols, 
respectively). Remarkably, despite the additional contribution by the 
minority carriers response, the defect densities extracted by using the 
ac conductance method (open symbols) lies on a low range of 1 to 3 
× 1012 cm−2 eV−1, inconsistent with the large hysteresis affecting the 
CV curves. Instead, the results obtained through the SPV method (full 
symbols) are characterized by a more uniform distribution of about 9 to 
12 × 1012 cm−2 eV−1. This data is particularly interesting considering 
that it can be calculated for this insulator that approximately 2 V 
hysteresis shift on the CV curves would correspond to a defect density 
of about 8 × 1012 cm−2 [indicated by the dashed line in Fig. 2c]. 
Thus, evidence is found that the majority of the charge trapping 
centers present in the samples under investigation is characterized by 
a large time constant, for they can retain charge long enough to give 
rise to the large hysteresis in the CV characteristics. This makes them 
largely invisible to the conventional room temperature ac conductance 
method, whose extracted DIT density distributions are inconsistently 
low. By contrast, results obtained through the SPV technique appear 
to be compatible with the hysteresis analysis. 
Multi-layer Ge-based devices.— Novel high-mobility channel 
MOS devices are, for a large majority, fabricated as multi-layer structures 
on a Si carrier wafer. The presence of buried interfaces in the 
sample under investigation might be a reason of concern: Each interface 
will introduce a space charge region that may potentially interfere 
with the SPV signals measured at the surface (cf. Ref. 23). Nonetheless, 
if the additional interfaces lie deep enough below the semiconductor 
surface, the quasi-neutral region in between will screen their 
effect. Yet, as already stated by Kronik and Shapira,23 little experimental 
work has been dedicated to this topic. To evaluate the possibility 
of accurately sensing the surface potential in multi-layer structures, 
we here present two case studies of MOS capacitors fabricated on a 
Ge virtual substrate grown on a Si carrier wafer. 
Figure 3a shows an example of SPV data as collected on a Si/Ge 
VS/1 nm GeOx/0.6 nm Al2O3/2.3 nm HfO2 sample (black open symbols), 
together with the theoretical (blue) curve computed according 
to Ref. 4, using the Ge bulk parameters (bandgap width, intrinsic carrier 
concentration, and effective density of states in conduction and 
valence bands) and, for the oxide insulator, the measured areal capacitance. 
The agreement between the two curves is clear and, considering 
that the somewhat different slope of the experimental curve is due to 
the effect of charge trapping, we can conclude that the presence of the 
buried interfaces between the Ge VS and the strain relief buffer, as 
well as between the buffer and the Si carrier wafer, has no measurable 
effect on the SPV response. 
Figure 3b shows the CV curves measured in the frequency range 
100 Hz – 1MHz. The presence of buried layers results in a large series 
resistance causing a large frequency dispersion. The lack of reliable 
high-frequency curves impedes de facto the estimation of the flatband 
voltage. Also, no peaks could be resolved from the conductance 
response and thus no DIT extraction could be performed by means 
of this ac conductance method. By contrast, the zero crossing of the 
surface potential curve measured through SPV can be found at about 
VFB =−0.05 ± 0.05 V and the DIT energy distribution, as estimated 
by the SPV method, is shown in Fig. 3c. 
To further affirm these results, a similar analysis was performed 
on a Si/Ge VS/GeSn0.03/HfO2 sample, the results of which are shown 
in Figs. 4a,4b,4c. Also in this case the theoretical surface potential 
versus gate bias curve [blue curve in Fig. 4a] was computed by using 
the characteristic parameters of Ge as, within the accuracy offered 
by the experimental set-up put in place, the presence of 2.9% Sn in 
alloy with Ge as no major effect on the semiconductor bandgap width 
or on the surface potential span. As can be seen, the ψS(VG) curve 
measured by SPV closely agrees with the theoretical curve across the 
entire gate voltage span. Similarly to the case study presented above, 
the CV/GV characteristic was found to be disturbed by a large series 
resistance and no DIT values could be extracted; Fig. 4b shows the 
CV curves measured in the frequency range 100 kHz to 1 MHz. As 
a result, Fig. 4c shows only the DIT density distribution as calculated 
by Eq. 1 from the SPV data. 
In conclusion, the results shown here indicate that the effect of 
buried interfaces on the measured SPV signal falls within the experimental 
accuracy, provided that they lie deep enough below the 
semiconductor surface. 
 
 
 
Figure 3. (a) Surface potential versus gate bias measured by SPV on a 
Si/Ge/GeOx/Al2O3/HfO2 sample (square symbols) and as computed (blue 
curve) by the CVC software21 by substituting characteristic parameters of Ge 
as retrieved from Ref. 23 (b) CV curves measured in the 100 Hz to 1 MHz 
frequency range at room temperature. (c) DIT energy distribution as estimated 
by mean of the SPV method. 
 
InP/In0.53Ga0.47As/GdAlO3/HfO2.— An additional reason of concern, 
specifically regarding the application of the SPV characterization 
method to III-V semiconductor interfaces, arises from the possible 
presence of the Dember potential. This PV component is due to the 
different diffusion speed of electrons and holes in the bulk semiconductor. 
The electric field generated to compensate this difference 
would appear as an additional potential at the gate. Nonetheless, as 
noticed in Ref. 11, considering that the Dember potential does not 
saturate with respect to growing carrier injection, the existence of a 
saturation surface PV itself is an indication that the Dember potential 
is negligible since the latter should increase linearly with the intensity 
of the incident. 
To confirm the validity of this consideration, we report results 
Obtained on an In0.53Ga0.47As/GdAlO3/HfO2 structure fabricated on an 
InP carrier wafer. Fig. 5 shows the ψS(VG) curves (panel a) measured 
by means of the SPV technique and as computed according to Ref. 4 
(black open symbols and blue solid curve, respectively), and (panel 
b) the CV curves measured in the frequency range 100 Hz – 1 MHz. 
As can be seen in Fig. 5a the surface potential can be efficiently 
 
 
Figure 4. (a) Surface potential versus gate bias measured by SPV on a 
Si/Ge/GeSn0.03/Al2O3/HfO2 sample and as computed by the CVC software21 
by substituting characteristic parameters of Ge as retrieved from Ref. 23 (b) 
CV curves measured at room temperature in the frequency range 100 kHz to 
1 MHz. (c) DIT(EIT) energy distribution as extracted by means of the SPV 
method. 
 
swept from accumulation to inversion and the experimental values 
are in good agreement with the theoretical curve. Fig. 5c shows the 
DIT distributions as extracted by means of SPV and the conventional 
conductance method (black curve and open symbols, respectively). 
Remarkably, the two results closely agree with a mid-gap density of 
about DIT(mid-gap) = (5 ± 1) × 1012 (cm−2 eV−1). 
Thus, all considered, we found no evidence for the presence of 
additional contribution given by the Dember potential. 
 
 
Figure 5. (a) Surface potential vs gate bias ψS(VG) curves as measured 
through the SPV technique (open symbols) and as computed by the CVC 
software21 (blue curve) by using the semiconductor parameters as retrieved 
from Ref. 23. (b) Resume of the CV curves as measured in the frequency range 
100 Hz – 1MHz on the InP/In0.53Ga0.47As/2 nm GdAlO3/2 nm HfO2 sample. 
(c) The DIT distributions estimated by the SPV technique (black curve) and by 
mean of the ac conductance method (open squares). 
 
 
 
Conclusions 
To conclude, we have performed SPV experiments on a variety 
of samples, spanning from the conventional (100)Si/SiO2 to a 
InP/In0.53Ga0.47As/GdAlO3/HfO2 structure. 
We have assessed the validity of the methodology put in place 
by comparing SPV results with conventional CV and ac conductance 
measurements on a (100)Si/SiO2 sample prior- and after defect 
passivation heat-treatment in molecular hydrogen. We have 
demonstrated that the surface potential can be directly measured 
and the DIT distribution and flatband voltage VFB can be accurately 
extracted by means of SPV, even in the case of inequilibrium 
depletion. 
Next, results obtained on a Ge/GeO2/Sc2O3/HfO2 sample provided 
a case study of the limitations that conventional admittance-based 
characterization techniques face when applied to high-mobility/highk 
devices. Above all, a large hysteresis affecting the CV curves was 
observed in spite of the relatively low DITs as estimated by means of 
room temperature ac conductance measurements. We thus concluded 
that the majority of the charge trapping centers found in the sample 
under investigation are characterized by a large time constant and 
consequently fall outside the experimental window of conventional 
room temperature admittance-based characterization techniques. By 
contrast, results obtained through the SPV technique appear to be 
compatible with the hysteresis analysis. 
Results obtained on Si/Ge virtual substrate/1nm GeOx/0.6 nm 
Al2O3/2.3 nm HfO2 and Si/Ge VS/GeSn0.03/HfO2 entities showed 
that the surface potential can be measured also in presence of buried 
interfaces, provided that they lie deep enough below the semiconductor/ 
insulator interface. Comparison of the experimental data to 
the calculated surface potential vs. gate bias relationship reveals that 
whether or not the additional space charge regions in the sample have 
an effect on the band bending at the semiconductor surface, lies within 
the attained experimental accuracy. 
Finally, results obtained on the InP/In0.53Ga0.47As/GdAlO3/HfO2 
structure reveals that the presence of a Dember potential, a component 
predicted to arise in III-V semiconductors, has no measurable effect 
on the measured surface potential. Moreover, in this last case the DIT 
distributions extracted by means of SPV and ac conductance methods 
show good agreement. 
All in all, the results reported show that the SPV technique enables 
direct measurement of the effective surface potential modulation 
in a MOS capacitor. As a result, it allows one to reliably 
characterize DIT distributions, mitigating well-known limitations of 
the more widely used techniques. Above all, SPV can sense the 
whole semiconductor bandgap regardless of the semiconductor doping 
type. 
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